

SYNCHRONIZATION DETECTION ARCHITECTURE FOR  
SERIAL DATA COMMUNICATION

ABSTRACT OF THE DISCLOSURE

A method includes receiving an indication of incoming data from a first serial bus and buffering the bits to accommodate a difference between a first rate of the incoming data and a second rate of outgoing data. During the buffering, the method includes detecting if at least 5 some of the bits indicate a synchronization field.